The recent demonstrations of manufacturable multilevel Cu metallization have heightened interest to integrate Cu and low-K dielectrics for future integrated circuits. For reliable integration of both materials, Cu may need to be encapsulated by barrier materials since Cu ions (Cu + ) might drift through low-K dielectrics to degrade interconnect and device integrity. This paper addresses the use of electrical testing techniques to evaluate the Cu + drift behavior of low-K polymer dielectrics. Specifically, bias-temperature stress and capacitance-voltage measurements are employed as their high sensitivities are well-suited for examining charge instabilities in dielectrics. Charge instabilities other than Cu + drift also exist. For example, when low-K polymers come into direct contact with either a metal or Si, interface-related instabilities attributed to electron/hole injection are observed. To overcome these issues, a planar Cu/oxide/polymer/oxide/Si capacitor test structure is developed for Cu + drift evaluation. Our study shows that Cu + ions drift readily into poly(arylene ether) and fluorinated polyimide, but much more slowly into benzocyclobutene. A thin nitride cap layer can prevent the penetration.
INTRODUCTION
Cu interconnection has recently been announced as a multilevel metallization technology ready for volume production [1] , [2] . It has already been demonstrated to improve wire delays in very high performance microprocessors [3] . As a result, the semiconductor industry is even more driven to integrate Cu with low-permittivity (low-K ) dielectrics for higher performance ULSI circuits [4] , [5] . The capacitance advantage of low-K dielectrics allows interconnects to continue scaling aggressively alongside shrinking MOSFET gate dimensions while mitigating the severities of dynamic power dissipation, crosstalk noise, and signal propagation delays [6] − [9] .
For reliable Cu integration with existing backend oxide dielectrics, Cu must be encapsulated with barrier materials. According to some studies [10] , [11] , thermal diffusion of Cu into oxide is negligible at metallization process temperatures (< 400°C). However, in the presence of an electric field at temperatures as low as 150°C, positive Cu ions (Cu + ) drift rapidly through oxide to degrade field isolation, induce dielectric leakage, and even degrade active devices [12] − [16] . The electrical bias will arise not only during field operation of the integrated circuit but also during wafer processing. For example, plasma etching may induce wafer charging. To identify Cu barrier requirements for future ULSI integration with low-K dielectrics, the extent of Cu + penetration in these dielectrics must be first determined. This paper evaluates Cu + drift in low-K polymer dielectrics using bias-temperature stress (BTS) and capacitance-voltage ( C − V ) analysis. The C − V measurement can quantify, with high sensitivity, dielectric charges in metal-insulator-semiconductor (MIS) systems since dielectric bulk and interface charges affect surface inversion in the semiconductor substrate and thus modify the C − V characteristic. In this application, Cu/insulator/Si capacitors are biased at elevated temperatures to accelerate Cu + penetration into the low-K polymer insulator. Subsequent changes in the room-temperature C − V characteristics of the capacitors are analyzed to extract the amount of drifted Cu + charge. Because the C − V technique is very sensitive to any types of charges in the dielectric and at the interfaces, it is imperative that the test structure does not allow motion of charges other than Cu + . Otherwise, it could become impossible to interpret the measurement results.
The paper begins by summarizing a previous study of Cu + drift in PECVD oxide to develop a foundation for the experiments to follow [16] . It then outlines the fabrication sequence of the low-K polymer capacitors and subsequently elucidates the electrical testing methodology. Emphasis is placed on describing experimental difficulties associated with processing and testing low-K polymers and on providing solutions to overcome them. These issues include ambient moisture absorption [20] , poor interface quality with metals [21] and Si [22] , and dielectric charge instabilities [23] , [24] . Finally, as a demonstration, the Cu + drift behaviors of three industrially relevant low-K polymer chemistries-poly(arylene ether) [17] , fluorinated polyimide [18] , and benzocyclobutene [19] -are discussed.
BACKGROUND
To evaluate Cu drift in low-K polymers, we apply techniques similar to those for evaluating Cu drift in Si oxides and nitrides [13] . As an example, consider the drift of Cu + in a Cu-gate PECVD oxide capacitor illustrated in Figure 1 [16] . The Cu gate serves as a reservoir of Cu + ions that can potentially be injected into the underlying dielectric when an electric field is applied. The thermal oxide layer provides a good dielectric-to-substrate interface with low interface trap density ( D it ) and fixed interface charge ( Q f ) for well-behaved C − V characteristics. Since Al does not drift into oxide, Al-gate capacitors serve as an experimental control for differentiating between metal-and dielectric-related C − V instabilities. Typical 20°C high-frequency C − V results after BTS are shown in Figure 2 . Thermal stressing alone does not affect the C − V behavior. However, for the Cu-gate capacitors, a positive gate voltage ( V gate ) shifts the C − V curve horizontally in the negative V gate direction; the longer the applied stress is maintained, the larger the shift. The C − V characteristics of corresponding Al-gate control capacitors did not change after BTS. Hence, the observed instabilities in the Cu-gate capacitors are attributed to positive charge injected by the Cu gate (Cu + ) as opposed to mobile ions or other induced charge in the dielectric [16] . The Cu ion polarity is verified by considering BTS results under negative gate bias. In PECVD oxide, although BTS at -20 V introduces small quantities of positive charge in the dielectric, the similar C − V shifts in both Cu-and Al-gate capacitors confirm that a dielectric-related instability, as opposed to a metal-related instability, is observed and that the mobile Cu ions are positively charged.
The C − V shifts are quantified by changes in the flatband voltage, V FB . V FB is the gate bias at which no charge resides in the Si substrate and marks the transition between accumulation and depletion of carriers at the Si surface. Uncompensated positive charge in the dielectric, Cu + for example, makes V FB more negative because it induces negative image charge in the Si surface. To cancel this image charge and restore the flatband condition, negative charge must be added on the gate. Hence, V FB becomes increasingly negative as more positive charge is introduced into the dielectric. Conversely, as negative charge is introduced into the dielectric, V FB becomes increasingly positive. The amount of Cu + charge drifted into the dielectric can be estimated from the measured flatband voltage shifts, ∆ V FB . Assuming that the Cu ions had drifted to the thermaloxide/Si interface, the Cu + concentration per unit area,
where C OX is the dielectric stack capacitance per unit area and q is the electronic charge. The Cu + drift rate in the dielectrics and its activation energy can be obtained by tracking ∆V FB as a function of time and temperature. The Cu + drift rate can then be extrapolated down to real operating conditions to assess the magnitude of the reliability concern.
FABRICATION OF TEST STRUCTURES
Cu-and Al-gate MIS capacitors were fabricated with three low-K polymers ( Figure 3 ): Schumacher Lo-K 2000 poly(arylene ether) (PAE), DuPont FPI-136M fluorinated polyimide (FPI), and Dow Cyclotene™ 5021 benzocyclobutene (BCB). See Table I . The key feature of this capacitor structure is the pair of thin oxide layers that sandwich the low-K polymer. The oxide layers overcome interface-related instabilities while allowing movement of Cu + under electrical bias. To be demonstrated later, polymers in direct contact with conductors, namely the gate metal and Si substrate, are prone to electron/hole injection [24] − [27] . These interface-related instabilities are unrelated to Cu + drift and complicate the interpretation of results since the C−V technique cannot distinguish the physical constituents of the affecting charges. The oxide liner also alleviates problems with direct Cu diffusion into the polymer [28] , [29] . In the processing sequence, an n-type substrate was selected so that the Si surface would be in accumulation. The surface of a p-type substrate may be inverted, which could induce error in the high-frequency C−V measurement. Following wafer cleaning, the thin thermal oxide layer was grown in a dry ambient at 1000°C. Next, 3000-Å low-K polymer was spun over the oxide and cured. PAE and BCB were cured in a N 2 ambient while PAE was cured in air. The 500-Å oxide cap was subsequently deposited at 300°C by PECVD SiH 4 /N 2 O after a 1-hour in-situ 300°C bake to degas moisture in the polymer. A SiH 4 /N 2 0 chemistry as opposed to SiH 4 /O 2 chemistry was required to prevent BCB from oxidizing during oxide deposition. After the oxide cap deposition, 1 µm of either pure Al or Cu was sputtered, patterned, and wet-etched to form 1-mm 2 gate electrodes. Once again, the wafers underwent an in-situ bake for moisture degassing prior to metal deposition. Otherwise, trapped moisture could cause the metal film to blister during subsequent heating. A relatively thick gate was deposited as a precautionary measure to prevent wafer test probes from penetrating the thin oxide cap and soft underlying polymer film [30] . After the backside thermal oxide was stripped, 2 µm of pure Al was sputtered on the wafer backside to form a good substrate contact. The wafers were finally annealed in forming gas at 350°C for 1 h to restore the Si/thermal-oxide interface quality that might have been degraded by plasma exposure during dielectric deposition and gate sputtering.
ELECTRICAL TESTING
The test setup is shown in Figure 4 . The setup consists of a probe station situated inside a sealed plexiglas™ enclosure which is continuously purged with N 2 to displace O 2 and moisture. The probe station contains a water-cooled, electrically isolated thermal chuck. The plexiglas™ box is completely surrounded by a lightproof metal enclosure. With both metal enclosure and probe station grounded to minimize electrical noise, the resulting probe tip leakage current of the system is reduced to less than 10 fA. Capacitor samples are vacuum-mounted onto the thermal chuck which serves as the common capacitor substrate connection. Multiple capacitor gate electrodes are contacted by manual probers. All BTS experiments and C−V measurements are conducted without breaking the continuous N 2 ambient. This ensures that the exposed Cu electrodes do not oxidize during heating and that the polymer films do not take up moisture throughout the testing sequence. As demonstrated in Figure 5 by capacitance measurements, dry low-K polymer films readily absorb moisture from the ambient. Absorbed moisture in the polymer increases dielectric polarization leading to anomalous C−V behavior [31] . For this reason, capacitors are annealed at 200°C for 12 h after being loaded into the test enclosure to dehydrate the low-K polymer prior to electrical testing.
Cu-and correponding Al-gate capacitors concurrently undergo BTS at 150−275°C with constant dc gate biases of 0−60 V corresponding to initial electric fields of about 0.0−1.5 MV/cm in the polymer. Samples are heated to the test temperature and bias is subsequently applied for durations ranging from a few minutes to many hours depending on the bias, temperature, and polymer. The gate current, I gate , is monitored during BTS. Due to noise generated by the chuck heater (~0.1 µA), the substrate current is too noisy to be measured. When the stress period expires, the capacitors are quenched down to 50°C within 1 min to prevent backdrift of Cu + ions. The probe tips are raised during cooling to prevent damage to the polymer. High frequency (1 MHz) C−V sweeps from inversion to accumulation are obtained at 20°C before and after stressing. The main issue associated with measuring the C−V on capacitors mounted on a thermal chuck is electrical noise inductively coupled from the circuit loop formed between the chuck heater element and its power supply output driver circuit. Even when the heater is turned off, this noise completely overwhelms the LCR meter signal current. To alleviate this problem, the heater element is disconnected from the heater power supply during C−V measurements.
RESULTS AND DISCUSSION

Interface-Related Instabilities
Interface-related instabilities occur when the low-K polymer is in direct contact with either the gate metal or Si substrate. The instabilities at the polymer/Si interface are considered first. These instabilities can be demonstrated by a charge injection experiment on Al/oxide/polymer/n-Si capacitors shown in Figure 6 . Since Al forms an electrically stable interface with oxide, the deposited oxide layer electrically insulates the polymer from the Al gate, thus allowing the polymer/Si interface to be probed. The experiment consists of holding virgin capacitors at -35 V or +35 V gate bias for various durations and then sweeping V gate to obtain the C−V. The C−V shifts indicate that holding V gate at -35 V introduces positive charge into the dielectric while holding V gate at +35 V introduces negative charge. For both bias polarities, the charge instabilities become more pronounced for longer hold times. These observations can be explained by considering that holding V gate at -35 V allows positive charge in the inverted Si surface to be injected into the polymer; similarly, negative charge is injected when the gate polarity is reversed. The magnitude of injected charge is in the order of 10 11 −10 12 cm -2 . Since these instabilities occur at room temperature, we speculate that electrons and holes are responsible for the phenomenon. As an experimental control, the same experiment was performed on Al/oxide/n-Si capacitors. The absence of instabilities in Figure 7 confirm that as expected, both Al/oxide and oxide/Si interfaces are stable.
In addition to the interface-related instability, a large density of interface traps (~10 12 cm -2 ) resides at the polymer/Si interface as indicated by the gradual transition between inversion and accumulation (C−V spreadout). When the n-Si surface transits from inversion to accumulation, gate charge that would otherwise be balanced by depleted bulk Si charge is balanced by charge populating the interface traps. Hence, additional gate charge is required to move the Si surface Fermi level and a larger voltage span is thus needed for the transition from inversion to accumulation.
Similar interface-related instabilities also occur at the gate/polymer interface [24] . Al/polymer/oxide/n-Si capacitors shown in Figure 8 were fabricated for this demonstration. In this structure, the polymer is electrically insulated from the substrate by the thermal oxide layer. Compared to polymer/Si instabilities, these instabilities are more difficult to detect since the C−V measurement is much less sensitive to charge located near the gate interface. Charge injection was accelerated by applying BTS at 300°C for example. Results show that very small gate biases introduced charge of the same polarity as the gate bias deep into the dielectric. This observation is consistent with the previous explanation of charge injection at the polymer/Si interface.
The observed charge injection may have implications on increased intralevel leakage currents in integrated structures. This speculation is already supported by [32] where RIE Al(Cu) integrated with Parylene-F showed an order of magnitude higher intralevel leakage current when the interconnects were in direct contact with the polymer than when the interconnects were isolated from the polymer by oxide liner encapsulation. Another study of FPI-passivated Damascene Al(Cu) showed that additional leakage occurred along the FPI/TEOS interface [33] .
Cu + Drift in Oxide-Sandwiched Low-K Polymer Capacitors
The charge instabilities described above motivate the fabrication of the oxide-sandwiched low-K polymer capacitors. Example C−V results for such capacitors subjected to BTS are shown in Figure 9 . The C−V behavior is unaffected by the thermal cycles if no bias is applied. . Furthermore, the asymmetry of the C−V shifts with respect to bias polarity indicates that the applied bias during BTS was insufficient to induce bound polarization charge in the polymers [34] . For BCB capacitors, the C−V behavior is independent of gate metal. This indicates that the observed dielectric-related instabilities are not due to Cu + and that Cu + drift is significantly less in BCB than in PAE or FPI.
To verify that Cu + is responsible for the large ∆V FB 's in the PAE and FPI capacitors, BTS was performed on capacitors with PECVD nitride, a good Cu + barrier [14] , replacing the deposited oxide cap as shown in Figure 10 . The PECVD nitride layer was deposited at 300°C using NH 3 / SiH 4 . Indeed, the absence of C−V shifts confirms that Cu + penetration is prevented by the 750-Å nitride layer. In Damascene integration incorporating polymers not resistant to Cu + drift, dielectric barriers such as PECVD nitride or oxynitride will likely serve as a topside barrier to passivate the polished Cu interconnects. However, since K nitride ≈ 7−8, the nitride thickness must be minimized to preserve the low-K advantage of the polymer without compromising barrier integrity.
The mechanism and kinetics of Cu + drift in the various low-K polymer dielectrics have been described in detail in [35] .
CONCLUSIONS
Bias-temperature stressing and capacitance-voltage measurements were employed to evaluate the reliability of Cu and low-K polymer dielectric integration. These sensitive electrical techniques identified a variety of charge instabilities. Interface-related instabilities exist when the low-K polymer comes into direct contact with either Si or a metal. This charge injection phenomenon motivated fabrication of oxide-sandwiched low-K polymer capacitors to determine the Cu + drift behavior of low-K polymers. Cu drifts readily into poly(arylene ether) and fluorinated polyimide, but much more slowly into benzocyclobutene. Cu integration with poly(arylene ether) and fluorinated polyimide will require dielectric or metal barrier encapsulation. Nitride or oxynitride liners are effective dielectric barriers provided they are sufficiently thin to preserve the low-K advantage of the polymer without compromising barrier integrity. Cu integration with benzocyclobutene will relax barrier requirements but is constrained by a reduced process temperature ceiling. 
